

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS ✓
- GRAY SCALE DOCUMENTS



IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**



Traditional 1T1C Dram Cell

15



Gated Diode Memory Gain Cell for 1T1D

115






FIG. 1A


1/22
 huk et. al.
 920030136451
 (TAD) (8728-621)



Gated Diode (gd)
Basic Structure



Gated Diode (gd)
equiv. circuit



Gated Diode (gd)
equiv. circuit

$Cg_gd(ON) \gg CL \gg Cg_gd(OFF)$
Typically, $Cg_gd(OFF) : CL : Cg_gd(ON) = 1 : 10 : 100$

200

3/22
yok920030136usi (8728-621)




FIG. 2A

210

$$R_c = C_{g_gd} / C_{g_rg}$$

$$\text{Gain} = V_{g_f} / V_{g_i}$$

$$\text{Gain} = 1 + R_c - (V_{t_gd} / V_{g_i}) R_c \sim 1 + R_c$$

$$\text{Gain} = (1 + V_s / V_{g_i}) R_c / (1 + R_c)$$


$V_{g_i} = 0.4 \text{ V}, V_{t_gd} = 0$

C_{g_gd} / C_{g_rg}	0.01	0.1	1	2	5	10	100
$1 + R_c$	1.01	1.1	2	3	6	11	101
$R_c / (1 + R_c)$	0.01	0.09	0.5	0.67	0.83	0.91	0.99
Gain	0.35	0.32	1.75	2.35	2.91	3.19	3.47
Gain	0.04	0.36	2.00	2.68	3.32	3.64	3.96
Charge Transfer	<---	complete	---	<---	constrained	---	>--

typical operating point


$V_s / V_{g_i} = 2.5$
 $V_s / V_{g_i} = 3$

$$\text{Gain} = V_{g_f} / V_{g_i}$$



@ Transition from complete to constrained
 $R_c = (V_s + V_{t_gd} - V_{t_rg}) / (V_{g_i} - V_{t_gd})$
 e.g. $V_s = 1 \text{ V}, V_{g_i} = 0.4 \text{ V}, V_{t_rg} = 0.6 \text{ V}, V_{t_gd} = 0$
 $R_c = 1$

FIG. 2B




@ Typical operating point

- 700 mV overdrive for Read Gate ($V_{t_rg} = 0.6 \text{ V}$)
- 10 - 20 x Q_{min} charge reserved in Gate Diode for SER protection
- $C_{g_rg} = 0.2 \text{ fF}, C_{g_gd} = 2 + \text{fF}$

4/22
 Y0R920030136451 (8928-621)

220 →



5/22
YOR 920030136451 (8728-621)




FIG. 2C

6/22
 40R92030136U51(8728-621)

300





FIG. 3A

7/22
Y.R. 2030136 US1 (8728-621)

350








FIG. 3B

400



9/22
YOR92030136US1(8728-621)

450



Oxide thickness (~25Å) s.t. gate tunneling current ~fA
Total leakage current ~fA




FIG. 5

10/22
Y0R92003 0136451 (8728-621)




FIG. 6

11/22
YOR 9203 0136 US1 (8728-621)




FIG. 7

12/22
 York 920030136451 (8728-621)

800





FIG. 8

13/22
 Y0R920030136US1 (8928-621)

900

910

920





FIG. 9


Figure 11A

1100

1110




1120




15/22
✓ 0R92003 0136451 (8728-621)

16/22 ✓ R920030136U51 (8728-621)

Figure 11B



17/22
%K920030136US1(8728-621)



18/22
 Y6R920030136U51 (8728-621)

1300
 ↙





FIG. 13

19/22
 YOR920030136431 (8728-621)




Fig. 14

20/22
 Y0R920030136451 (8728-621)





Fig. 15

1600



21/22
YOR 925030136 US1 (8728-621)

Planar gated diode
capacitance (~0.5-2fF)




Fig. 16

1700




FIG. 17